6



(11) Publication number:

Generated Document.

PATENT ABSTRACTS OF JAPAN

(21) Application number: **59149103**

(51) Intl. Cl.: **H04J 3/06** H03K 23/66 H0

(22) Application date: 18.07.84

(30) Priority:

(43) Date of application publication:

07.02.86

(84) Designated contracting

states:

(71) Applicant: FUJITSU LTD

(72) Inventor: YAMASHITA ATSUS

KATO TADAYOSHI


(74) Representative:

(54) PROGRAMMABLE PULSE GENERATING CIRCUIT

(57) Abstract:

PURPOSE: To attain large scale circuit integration, that is, miniaturization of device by using timing pulse information to output a corresponding timing pulse from a pulse generating circuit to provide a general-purpose properties of some degree as a timing pulse generating circuit.

CONSTITUTION: A timing control computer (CPU) writes basic timings such as burst length and guard time length in internal registers 12-1.... Then the corresponding timing pulse information is fed to a pulse generating circuit 15 by commanding numbers of operating internal registers 12-1... to a selector 14 from a memory 5, and required timing pulses are transmitted. Since the length of time slot and assignment of location are subjected to change in the demmand assign TDMA system, the CPU obtains a combination corresponding to a change to update the content of the memory 5. Since the content of the



memory 5. Since the content of the internal register is rewritten from a timing control CPU, the pulse generating circuit has general-purpose properties and circuit integration is attained.

COPYRIGHT: (C)1986,JPO&Japio